This study analyzes the effect of heating during deposition on the electrical and material properties of zinc tin oxide (ZTO) thin film transistors (TFTs). Instead of post-deposition annealing (PDA) at more than 300 • C, the ZTO-TFTs were fabricated by heating the substrate to 150∼200 • C with 0∼20% of oxygen in chamber and low temperature PDA in air atmosphere. As a result, it was possible to fabricate devices that show similar electrical characteristics with mobilities of 5.8-27.1 cm 2 V -1 s -1 , I on /I off of 10 8 , and subthreshold swing of 0.15∼1.7 V dec −1 , while lowering the process temperature by more than 100 • C. We also proceeded to fabricate a device on polymer substrate, which is the ultimate goal of lowering the process temperature. ZTO-TFTs possessing transparency and flexibility were successfully fabricated on 125 μm polyethylene naphthalate (PEN) substrates. They showed electrical properties with a mobility of 1.7 cm 2 V -1 s -1 , I on /I off of 10 8 , and subthreshold swing of 0.39 V dec −1 . © 2017 The Electrochemical Society. [DOI: 10.1149/2.0171710jss] All rights reserved.
In the current display market, simply improving the speed or degree of integration no longer appeals to consumers as technology has reached that level where the public cannot notice the difference between the improved and older versions. Therefore, recent products are focused on user experiences such as curved, flexible, and transparent features by abandoning performance-oriented trends. As new channel materials for thin film transistors (TFTs) used in high-performance displays, amorphous oxide semiconductors (AOSs) such as InGaZnO x (IGZO) [1] [2] [3] [4] and ZnSnO x (ZTO) [5] [6] [7] have attracted attention. They have outstanding properties such as high electron mobility (>10 cm 2 V -1 s -1 ) as well as transparency and uniformity. Zinc tin oxide (ZTO) is especially attracting attention as it does not contain expensive rareearth elements yet still has high mobility and low production cost. Therefore, the display industry has named it as the prime candidate for channel material in large-sized and flexible display devices. However, considering that substrates for future flexible displays should be polymer materials such as polyethylene naphthalate (PEN) or polyimide (PI), the current process for AOS has a critical drawback that it requires high temperature post-deposition annealing (PDA), over 350
• C, to activate transistor properties. Considering the maximum temperatures for the processing of PI and PEN are 260
• C and 220
• C, respectively, the temperature for overall AOS process should be lower than 200
• C to prevent the deformation of polymer substrates. In this regard, it is necessary to develop a low-temperature process for AOSTFTs that yields performance comparable to those annealed at high temperature.
Recently, a process for fabricating AOS-TFTs on polymer substrates at low temperatures has been studied. First, oxide films were deposited by conventional sputtering or spin-coating methods, followed by microwave irradiation 8, 9 or curing by UV annealing. 10, 11 Post-treatments such as microwave or UV annealing are widely used for spin-coated oxide channel layers. However, the sputtering process is still mainstream due to its exceptional productivity, uniformity, and cost of the sputtering process in the display industry. There are other studies that fabricate the oxide TFTs on polymer substrates at room temperature, but these TFTs have been exposed to at least 150 • C of heat-treatment during additional processes such as passivation. [12] [13] [14] In this study, we focused on the effect of deposition temperature for ZTO channel layers during RF magnetron sputtering. Some researches indicate that the exposure to heat during sputtering improves the bonding in thin films more effectively. [15] [16] [17] However, except for transistor characteristics, there are no analyses focused on material. Thus, we conducted material analysis that can show us the effect of heating during deposition in the sputter chamber (hereafter called in-situ annealing). We heated the substrate up to 200
• C for similar z E-mail: jheo@jnu.ac.kr; thinfilm@snu.ac.kr annealing effect during the sputtering process for forming a channel layer. Such in-situ annealing process is also advantageous in terms of the process time. To check its feasibility, we further fabricated TFTs on a PEN substrate using the in-situ annealing process and demonstrated reliable TFT operation.
Experimental
ZTO TFT was fabricated by using radio-frequency (13.56 MHz) magnetron sputtering system. The process pressure was 5 mTorr and the atmosphere was composed of Ar and O 2 gas (Ar:O 2 flow rate = 10:0-8:2). The TFT has a staggered bottom gate structure, p + -Si serves as a gate (G), 100 nm-thick SiO 2 formed through thermal oxidation is the gate dielectric, amorphous ZTO layer forms the channel, and amorphous indium tin oxide (ITO) layer acts as source (S)/drain (D) electrode. The thickness of the ZTO channel layer is 15 nm; target used for this channel was zinc tin oxide (ZnO:SnO 2 = 1:1, iTasco) and was sputtered with 100 W of RF power source. The source and drain were sputtered using ITO (10 wt %-In 2 O 3 doped SnO 2 , iTasco) under 55 W of DC power source and had thickness of 70 nm. All patterns for channel, S, and D were defined by shadow masks with channel length and width of 300 and 1000 μm, respectively. For control group with traditional annealing process, all the samples were deposited at room temperature and were annealed in air atmosphere at 150-350
• C under atmospheric pressure for 2 h. For experimental group, annealing process was replaced by heating the stage during deposition to 150 or 200
• C, and some of the samples experienced additional low-temperature PDA for 2 h in air atmosphere. To demonstrate the feasibility of in-situ annealed ZTO process, we also fabricated TFTs on 125 μm-thick PEN substrates. The gate electrode was made of 70 nm ITO thin film. The gate insulator was made of 180 nm Si 3 N 4 thin film, which was deposited by PECVD at 85
• C. The same above mentioned procedure was used for the formation of S/D electrodes. For negative bias illumination stress (NBIS) analysis, all TFTs were passivated with spin-coated polymethyl methacrylate (950PMMA A resists, MicroChem) to prevent the unwanted effect of adsorbed oxygen from air, which can act as a source of charge.
The transfer curves were measured using a semiconductor parameter analyzer (4155 A, HP). The drain voltage (V D ) was 10 V and gate voltage (V G ) was swept from −20 V to + 20 V. From these curves, the parameters like I on /I off ratio, field-effect mobility (μ FE ), and subthreshold swing (SS) were extracted. 10 mW m -2 light power at the wavelength of 550 and 500 nm was used for NBIS analysis. Electrical stress was applied with V G = V th (threshold voltage) -20 V while V D was set to 10 V, which is similar to the actual operation environment in commercial devices. The density of the thin film was measured by X-ray reflectivity analysis (X pert pro MPD, PANalytical). 
Results and Discussion
Effects of post annealing temperature in traditional thermal annealing process .-In general, the oxide semiconductors need PDA in oxygen atmosphere. In this step, different transistor characteristics are exhibited depending on the annealing conditions such as temperature. As shown in Fig. 1 and summarized in Table I , the standard TFT shows I on /I off ratio of 10 8 , μ FE of 25.6 cm 2 V -1 s -1 , and SS of 0.21 V dec.
-1 . Here, the deposition was performed at room temperature with Ar only (10 sccm) and PDA was performed at 350
• C with Ar:O 2 = 8:2. However, as the PDA temperature drops down to 150
• C, the I on /I off ratio decreases below 10 5 , the μ FE was undetectable and the SS deteriorates to 5.0 V dec.
-1 , which means that controllability of the gate becomes weaker and the characteristics as a transistor are lost. Similar trends were also obtained for TFTs deposited with Ar:O 2 = 9:1 or 8:2. Effects of in-situ annealing in ZTO-TFTs .-In this experiment, channel layers were in-situ annealed during sputtering with different Ar:O 2 flow rate at 150
• C (Fig. 2) and 200
• C (Fig. 3) . The electrical parameters of the fabricated TFTs are summarized in Table II . Fig. 2a shows the transfer curves of the in-situ annealed TFTs at 150
• C and Fig. 2b shows the transfer curves for the same TFTs with additional PDA at 150
• C. In both cases, conductive channel layers were formed for TFTs with Ar only and the gate was not able to control the channel. However, as more oxygen is injected during the sputtering process, the TFTs show more stable on/off characteristics. This result clearly indicates that in-situ annealing strategy is advantageous for substrates with low thermal stability and that the flow rate is critical for obtaining suitable TFTs properties. The best transistor characteristics were obtained for the in-situ annealed TFT with Ar:O 2 = 8:2 and additional PDA (Fig. 2b) about 100 times higher than that of the conventional silicon devices, it requires additional research to improve further. Ultra-low pressure sputtering process could be one of the options. 18 Surface roughness of the deposited channel layers at 150 • C were investigated by AFM (Table III) . The root-mean-square roughness (R q ) of the standard 150
• C PDA channel layer was 1.81 nm, whereas smaller R q of in-situ annealed channels was obtained irrespective of the Ar:O 2 flow rate: 0.434 and 0.349 nm for Ar:O 2 = 10:0 and 8:2, respectively. Additional PDA at 150
• C led to decreased R q by ∼10%. Surface roughness is one of the main reasons for surface scattering and therefore affects carrier mobility.
NBIS stability was investigated for 150
• C in-situ annealed TFTs with Ar:O 2 = 8:2. Owing to the NBIS analysis with 550 nm wavelength (Fig. 4a) , it was found that the in-situ annealed TFT shows V th movement ( V th ) of −7.2 V. The TFT with additional PDA at the same temperature of 150
• C exhibits better movement of −4.2 V, which is improved by about 40% compared to the one without PDA. The standard TFTs (Ar only) with different PDA temperatures of 200, 250, and 300
• C show the V th of −5.4 V, −3.8 V, and −2.4 V, respectively. In the case with 500 nm wavelength (Fig. 4b) , similar trend is observed. The sample with 150
• C moved −12.8 V and −4.6 V with PDA. The PDA sample moved −6.8 V for 200
• C process, −5.6 V for 250
• C process and −3.8 V for 300
• C process. Based on this observation, comparable NBIS stabilities were obtained for 150
• C in-situ annealed TFT with PDA and standard TFT with PDA at 250
• C. It is widely known that the reliability degeneration of the oxide semiconductors can be explained by three mechanisms: hole-trapping model, oxygen-vacancy model, 19 and hydrogen bistability model. 20 In the hole trapping model, the trap site, which is generated by the broken bond between metal and oxygen, is the main cause of reliability degradation. In oxygen-vacancy model, the instability is caused by insufficient oxygen, which is not compatible with stoichiometry. The hydrogen bistability model has correlation with empty space in the atomic structure of oxide, which is also related to oxygen vacancy and dangling bonds. All three mechanisms are closely related with dangling bonds between atoms. The reason for the improvement in NBIS reliability even when the temperature of the in-situ annealed process is lower than that of standard PDA is attributed to the energy that is applied during deposition, which is more effective to form inter-atomic bonds in the thin film than the energy applied at the end of all the deposition processes, as mentioned in the following XRR results. XRR analysis was conducted to measure the density of the thin film. Theoretical density of ZTO crystal is predicted to be 6.6 g cm -3 . In the case of amorphous ZTO thin films, a density reduction of 3∼5% compared to the crystal phase is expected from the simulation results with atomic arrangement without long range ordering. 21 However, this assumes perfect stoichiometry, and the presence of physical defects such as voids during sputtering and presence of chemical defects such as oxygen vacancies must be considered. Therefore, a density loss of 5% or more can be expected. In this study, the density remained similar from 5.5 g cm -3 in the as-deposited sample to 5.6 g cm -3 in the 200
• C PDA sample (Table IV) . Nonetheless, at 300 and 350
• C, the densities were 5.7 and 5.9 g cm -3 respectively, which are increased compared to former three values. This result corresponds with the aforementioned electrical characteristics results. There was no clear transfer curve up to 200
• C of PDA, and above 300
• C, an exact transfer curve appears. In in-situ annealed samples, all the samples had a density similar or higher than 5.7 g cm -3 , which is measured for 300
• C PDA sample. The density increased about 2∼6% as the oxygen flow rate increased during deposition.
In PDA results, it is confirmed that the PDA at higher than 300
• C connects the broken interatomic bonds and cures the voids in the thin films. In in-situ results, it shows the curing effect occurs from 150
• C. As the density of the thin film increases, the transistor characteristics are improved. The reason is that the amount of trapped charge which deteriorates the gate controllability decreases as the curing of dangling bonds in the film occurs. However, when oxygen is introduced into the film, the carrier concentration decreases due to the decrease in the oxygen vacancy, such that the conductivity is also lowered. These curing and mobility reductions are in a trade-off relationship, but it may be improved through further studies to lower the process pressure. Huh et al. reported the advance in electrical and physical properties of oxide TFTs with extremely low process pressure. In that study, more dense film was obtained with lower process pressure during deposition.
18
Fabrication of transparent flexible TFTs on PEN substrates .-The viability of in-situ annealing process was finally demonstrated by fabricating flexible TFTs on PEN substrates using the 150
• C process. Fig. 5 shows the transfer curve of the transparent flexible ZTO-TFTs fabricated on a PEN substrate. The inset picture shows the actual fabricated device. The deposition temperature was set to 150
• C considering the thermal stability of PEN substrates, and PDA for 2 hours at the same temperature was also conducted. Here, Ar:O 2 flow rate was set to 8:2. It was confirmed that a TFT having a V th of 0.6 V, an I on /I off ratio of 10 8 , Si substrates, yet proper operation was achieved. One possible origin of the observed deterioration could be the roughness of the substrates. Surface roughness is a main factor in causing surface scattering and has a great influence on electron mobility. The roughness (R a ) of the PEN substrate is 5.0 nm, which is significantly higher than that of silicon below 1.0 nm. Thus, this surface roughness can also affect the roughness of the thin film being deposited on top. In addition, different mechanical properties of the substrates makes this roughness effect worse. Calculated compressive strain applied to oxide thin films due to the shrinkage of PEN substrates and mismatch of thermal expansion coefficients is roughly estimated to be ∼0.3%, while no or minimal strain (less than 0.01%) is added in the case of Si substrates. Such compressive strain could induce surface roughening of the channel layer, which worsens the electron mobility.
Tripathy et al. 22 have fabricated IGZO (InGaZnO 4 ) TFT devices with an I on /I off ratio of 10 8 , typical mobility of 11 cm 2 V -1 s -1 , and SS of 0.33 V dec.
-1 using IGZO channel layer and silicon nitride insulating film on a PEN substrate with 180
• C process. However, the channel layer was exposed to unwanted heat during fabrication of etch-stop layer and passivation layer. In addition, many other results published in the low-temperature process were obtained by exposure to higher temperatures than the deposition temperature in additional processes such as passivation, but in this experiment the mobility is lower than the aforementioned reference. Nevertheless, it is meaningful that the device is manufactured by strictly limiting the exposure of the device to heat throughout the process.
Conclusions
In this study, the RF magnetron sputtering chamber was heated to fabricate ZTO-TFTs at low temperatures, which enabled the TFTs to be successfully activated even at the lowest 150
• C process, rather than the conventional 350
• C process. The heat applied in the other processes such as the fabrication of dielectric or passivation were strictly controlled to confirm the effect of the in-situ annealing on film quality. The main reason for the improvement of the film quality at relatively low temperature can be explained by the densification effect of thermal energy in the sputtering stage. Generally, it is obvious that as-deposited AOS channel needs oxygen curing to connect broken bonds between metal and oxygen atoms. While Ar/O 2 plasma in sputter chamber interacts with relatively low thermal energy (200
• C), curing reaction immediately occurs on as-deposited ZTO clusters on the substrate. Consequently, we fabricated ZTO-TFTs at a temperature below 200
• C, rather than by post annealing over 350 • C. Although the performance should be improved to be applied in the industry, the possibility of fabricating a flexible device using the existing sputtering process is established.
